Pseudoexhaustive memory testing based on March A type march tests
نویسندگان
چکیده
منابع مشابه
Optimizing March Algorithm for Testing Embedded Memory: a Case Study
The increase in integrity of the recent VLSI technology has enabled a trend of a lot of new, small and portable applications. The popularity of these portable applications, for ex notebook computers and cellular phones demand even higher performance and lower-power consumption. Embedded semiconductor memories form a big portion of the overall hardware on these portable devices. Testing the semi...
متن کاملAutomatic generation and compaction of March tests for memory arrays
Given a set of memory array faults the problem of computing a compact March test that detects all specified memory array faults is addressed. In this paper, we propose a novel approach in which every memory array fault is modeled by a set of primitive memory faults. A primitive March test is defined for each primitive memory fault. We show that March tests that detect the specified memory array...
متن کاملTransparent Word-Oriented Memory BIST Based on Symmetric March Algorithms
The paper presents a new approach to transparent BIST for wordoriented RAMs which is based on the transformation of March transparent test algorithms to the symmetric versions. This approach allows to skip the signature prediction phase inherent to conventional transparent memory testing and therefore to significantly reduce test time. The hardware overhead and fault coverage of the new BIST sc...
متن کاملA Microcode-Based Memory BIST Implementing Modified March Algorithm
A new microcode-based BIST(Built-In Self Test) circuitry for embedded memory components is proposed in this paper. The memory BIST implements march algorithms which are slightly modified by adopting DOF(Degree of Freedom) concept to detect ADOFs(Address Decoder Open Faults) on top of conventional stuck faults. Furthermore it is shown that the march BIST modified can capture a few NPSFs(Neighbor...
متن کاملNew March Tests for Multiport RAM Devices
This paper describes three new march tests for multiport memories. A read (or write) port in such a memory consists of an n-bit address register, an n-to-2n-bit decoder (with column multiplexers for the column addresses) and drivers, and a K -bit data register. This approach gives comprehensive fault coverage for both array and multiport decoder coupling faults. It lends itself to a useful BIST...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Informatics
سال: 2020
ISSN: 2617-6963,1816-0301
DOI: 10.37661/1816-0301-2020-17-2-54-70